Text this: Minimizing and exploiting leakage in VLSI design