Scalable Hardware Verification with Symbolic Simulation
Saved in:
Main Author: | Bertacco, Valeria (Author) |
---|---|
Corporate Author: | SpringerLink (Online service) |
Format: | eBook |
Language: | English |
Published: |
Boston, MA :
Springer Science+Business Media, Inc.,
2006.
|
Subjects: | |
Online Access: | Click here to view the full text content |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Hardware verification with systemverilog : an object-oriented framework /
by: Mintz, Mike
Published: (2007) -
Scalable techniques for formal verification
by: Ray, Sandip
Published: (2010) -
SAT-based scalable formal verification solutions /
by: Ganai, Malay K.
Published: (2007) -
Systemverilog for verification : a guide to learning the testbench language features /
by: Spear, Christian B. -
System Verilog for Verification A Guide to Learning the Testbench Language Features /
by: Spear, Christian B.
Published: (2008)