Text this: Constraining designs for synthesis and timing analysis :