Constraining designs for synthesis and timing analysis : a practical guide to synopsys design constraints (SDC) /
This book serves as a hands-on guide to timing constraints in integrated circuit design. Readers will learn to maximize performance of their IC designs, by specifying timing requirements correctly. Coverage includes key aspects of the design flow impacted by timing constraints, including synthesis...
Saved in:
Main Author: | |
---|---|
Corporate Author: | |
Other Authors: | |
Format: | eBook |
Language: | English |
Published: |
New York, NY
Springer New York
2013.
|
Subjects: | |
Online Access: | Click here to view the full text content |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Be the first to leave a comment!