Anfonwch hwn fel neges destun: Power-constrained testing of VLSI circuits /