Seol mar théacs é seo: Power-constrained testing of VLSI circuits /