Skip to content
VuFind
Your Account
Log Out
Login
Theme
bootprint3
bootstrap3
sandal
Language
English
Deutsch
Español
Français
Italiano
日本語
Nederlands
Português
Português (Brasil)
中文(简体)
中文(繁體)
Türkçe
עברית
Gaeilge
Cymraeg
Ελληνικά
Català
Euskara
Русский
Čeština
Suomi
Svenska
polski
Dansk
slovenščina
اللغة العربية
বাংলা
Galego
Tiếng Việt
Hrvatski
हिंदी
Հայերէն
Українська
All Fields
Title
Author
Subject
Call Number
ISBN/ISSN
Tag
Find
Advanced
Search
Chip design for submicron vlsi...
Cite this
Text this
Email this
Print
Export Record
Export to RefWorks
Export to EndNoteWeb
Export to EndNote
Save to List
Permanent link
Chip design for submicron vlsi : CMOS layout and simulation /
Show other versions (6)
Saved in:
Bibliographic Details
Main Author:
Uyemura, John P. (John Paul ), 1952-
(Author)
Format:
Software
eBook
Language:
English
Published:
Toronta
Thomson
2006.
Subjects:
Metal oxide semiconductors, Complementary
>
Design and construction.
Integrated circuits
>
Very large scale integration
>
Design and construction.
Microwind.
Tags:
Add Tag
No Tags, Be the first to tag this record!
Holdings
Description
Comments
Other Versions (6)
Similar Items
Staff View
Be the first to leave a comment!
Your Comment
You must be logged in first
Similar Items
Chip design for submicron VLSI : CMOS layout and simulation /
by: Uyemura, John P.
Published: (2006)
Chip design for submicron VLSI CMOS layout and simulation
by: Uyemura, John P.
Published: (2006)
Chip design for submicron VLSI CMOS layout and simulation
by: Uyemura, John P.
Published: (2006)
Chip design for submicron VLSI : CMOS layout and simulation /
by: Uyemura, John P.
Published: (2006)
Chip design for submicron VLSI CMOS layout and simulation
by: Uyemura, John P.
Published: (2006)