Verilog digital system design : RT level synthesis, testbench and verification /
Saved in:
Main Author: | Navabi, Zainalabedin (Author) |
---|---|
Format: | Software eBook |
Language: | English |
Published: |
New York
McGraw-Hill
2006.
|
Edition: | Second edition |
Subjects: | |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Verilog digital system design RT level synthesis, testbench, and verification
by: Navabi, Zainalabedin
Published: (2006) -
Verilog digital system design RT level synthesis, testbench, and verification
by: Navabi, Zainalabedin
Published: (2006) -
Verilog digital system design : register transfer level synthesis, testbench, and verification /
by: Navabi, Zainalabedin
Published: (2006) -
Verilog digital system design /
by: Navabi, Zainalabedin
Published: (1999) -
Verilog HDL : a guide to digital design and synthesis /
by: Palnitkar, Samir
Published: (1996)