Text this: Verilog coding for logic synthesis /