Design and analysis of floting point multiplier
This final year project is about to design a 32-bits floating-point Multiplier, calculate the speed, delay, power delay product and area (in layout's size) for design, and to perform analysis on the experimental results in terms of the total power consumption, speed, delay, power delay product...
Wedi'i Gadw mewn:
| Prif Awdur: | |
|---|---|
| Fformat: | Electronig Meddalwedd Cronfa ddata |
| Iaith: | English |
| Pynciau: | |
| Tagiau: |
Ychwanegu Tag
Dim Tagiau, Byddwch y cyntaf i dagio'r cofnod hwn!
|
| Crynodeb: | This final year project is about to design a 32-bits floating-point Multiplier, calculate the speed, delay, power delay product and area (in layout's size) for design, and to perform analysis on the experimental results in terms of the total power consumption, speed, delay, power delay product and area. |
|---|---|
| Disgrifiad o'r Eitem: | Final Year Project |
| Disgrifiad Corfforoll: | 1 CD-ROM 4 3/4 in. |