Design and analysis of floting point multiplier
This final year project is about to design a 32-bits floating-point Multiplier, calculate the speed, delay, power delay product and area (in layout's size) for design, and to perform analysis on the experimental results in terms of the total power consumption, speed, delay, power delay product...
Sábháilte in:
Príomhchruthaitheoir: | Zariah Asari (Údar) |
---|---|
Formáid: | Leictreonach Bogearraí Bunachar sonraí |
Teanga: | English |
Ábhair: | |
Clibeanna: |
Cuir clib leis
Níl clibeanna ann, Bí ar an gcéad duine le clib a chur leis an taifead seo!
|
Míreanna comhchosúla
-
Design and analysis of floating point divider
de réir: Siti Aminah Hussen -
Analysis & design low power multiplier using TSMC 0.18um CMOS technology /
de réir: Norsaifulrudin Mat Zuki
Foilsithe / Cruthaithe: (2008) -
Design and realization of high speed multiplier accumulator (MAC) unit for low power applications
de réir: Mohd Nazri Mad Rejab -
High speed 8-Bits X 8-Bits wallace tree multiplier
de réir: Tajul Hamimi Harun -
8-bits X 8-bits modified booth 1's complement multiplier
de réir: Norafiza Salehan