Design and analysis of floting point multiplier
This final year project is about to design a 32-bits floating-point Multiplier, calculate the speed, delay, power delay product and area (in layout's size) for design, and to perform analysis on the experimental results in terms of the total power consumption, speed, delay, power delay product...
保存先:
第一著者: | Zariah Asari (著者) |
---|---|
フォーマット: | 電子媒体 ソフトウェア データベース |
言語: | English |
主題: | |
タグ: |
タグ追加
タグなし, このレコードへの初めてのタグを付けませんか!
|
類似資料
-
Design and analysis of floating point divider
著者:: Siti Aminah Hussen -
Analysis & design low power multiplier using TSMC 0.18um CMOS technology /
著者:: Norsaifulrudin Mat Zuki
出版事項: (2008) -
Design and realization of high speed multiplier accumulator (MAC) unit for low power applications
著者:: Mohd Nazri Mad Rejab -
High speed 8-Bits X 8-Bits wallace tree multiplier
著者:: Tajul Hamimi Harun -
8-bits X 8-bits modified booth 1's complement multiplier
著者:: Norafiza Salehan