Design and analysis of floting point multiplier
This final year project is about to design a 32-bits floating-point Multiplier, calculate the speed, delay, power delay product and area (in layout's size) for design, and to perform analysis on the experimental results in terms of the total power consumption, speed, delay, power delay product...
Bewaard in:
Hoofdauteur: | Zariah Asari (Auteur) |
---|---|
Formaat: | Elektronisch Software Databank |
Taal: | English |
Onderwerpen: | |
Tags: |
Voeg label toe
Geen labels, Wees de eerste die dit record labelt!
|
Gelijkaardige items
-
Design and analysis of floating point divider
door: Siti Aminah Hussen -
Analysis & design low power multiplier using TSMC 0.18um CMOS technology /
door: Norsaifulrudin Mat Zuki
Gepubliceerd in: (2008) -
Design and realization of high speed multiplier accumulator (MAC) unit for low power applications
door: Mohd Nazri Mad Rejab -
High speed 8-Bits X 8-Bits wallace tree multiplier
door: Tajul Hamimi Harun -
8-bits X 8-bits modified booth 1's complement multiplier
door: Norafiza Salehan