Design and analysis of floting point multiplier
This final year project is about to design a 32-bits floating-point Multiplier, calculate the speed, delay, power delay product and area (in layout's size) for design, and to perform analysis on the experimental results in terms of the total power consumption, speed, delay, power delay product...
Na minha lista:
Autor principal: | Zariah Asari (Author) |
---|---|
Formato: | Recurso Electrónico Software Base de Dados |
Idioma: | English |
Assuntos: | |
Tags: |
Adicionar Tag
Sem tags, seja o primeiro a adicionar uma tag!
|
Registos relacionados
-
Design and analysis of floating point divider
Por: Siti Aminah Hussen -
Analysis & design low power multiplier using TSMC 0.18um CMOS technology /
Por: Norsaifulrudin Mat Zuki
Publicado em: (2008) -
Design and realization of high speed multiplier accumulator (MAC) unit for low power applications
Por: Mohd Nazri Mad Rejab -
High speed 8-Bits X 8-Bits wallace tree multiplier
Por: Tajul Hamimi Harun -
8-bits X 8-bits modified booth 1's complement multiplier
Por: Norafiza Salehan