Design and analysis of floting point multiplier
This final year project is about to design a 32-bits floating-point Multiplier, calculate the speed, delay, power delay product and area (in layout's size) for design, and to perform analysis on the experimental results in terms of the total power consumption, speed, delay, power delay product...
Sparad:
Huvudupphovsman: | Zariah Asari (Författare, medförfattare) |
---|---|
Materialtyp: | Elektronisk Datorprogram Databas |
Språk: | English |
Ämnen: | |
Taggar: |
Lägg till en tagg
Inga taggar, Lägg till första taggen!
|
Liknande verk
-
Design and analysis of floating point divider
av: Siti Aminah Hussen -
Analysis & design low power multiplier using TSMC 0.18um CMOS technology /
av: Norsaifulrudin Mat Zuki
Publicerad: (2008) -
Design and realization of high speed multiplier accumulator (MAC) unit for low power applications
av: Mohd Nazri Mad Rejab -
High speed 8-Bits X 8-Bits wallace tree multiplier
av: Tajul Hamimi Harun -
8-bits X 8-bits modified booth 1's complement multiplier
av: Norafiza Salehan