Design and analysis of floting point multiplier
This final year project is about to design a 32-bits floating-point Multiplier, calculate the speed, delay, power delay product and area (in layout's size) for design, and to perform analysis on the experimental results in terms of the total power consumption, speed, delay, power delay product...
Saved in:
Hovedforfatter: | Zariah Asari (Author) |
---|---|
Format: | Electronisk Software Database |
Sprog: | English |
Fag: | |
Tags: |
Tilføj Tag
Ingen Tags, Vær først til at tagge denne postø!
|
Lignende værker
-
Design and analysis of floating point divider
af: Siti Aminah Hussen -
Analysis & design low power multiplier using TSMC 0.18um CMOS technology /
af: Norsaifulrudin Mat Zuki
Udgivet: (2008) -
Design and realization of high speed multiplier accumulator (MAC) unit for low power applications
af: Mohd Nazri Mad Rejab -
High speed 8-Bits X 8-Bits wallace tree multiplier
af: Tajul Hamimi Harun -
8-bits X 8-bits modified booth 1's complement multiplier
af: Norafiza Salehan