Comparison of speed on 5 adder architectures
The project presents a novel of comparison analysis on speed of five Complementary metal-oxide-semiconductor (CMOS) adder architectures. The aim of the project is to rank those adders based on the speed performance.
Saved in:
Main Author: | Norina Mohd Yusoff (Author) |
---|---|
Format: | Electronic Software Database |
Language: | English |
Subjects: | |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Comparisons of 2 bit mirror adder, dyanamic adder and pipelined adder using mentor graphics
by: Kamarul Azman Gesly -
16-bits carry look-ahead adder as a high speed adder
by: Normala Muhd. Hussain -
16-bits high speed carry select adder
by: Nur Syuhada Muhammad Khariri -
High speed six operands 16-bits carry save adder
by: Awatif Hashim -
Comparison of Delays Between 4-Bits Ripple-Carry Adder And 4-Bits Carry Look-Ahead Adder Using Logical Effort Method/
by: Siti Nurhanani Che Yahya
Published: (2011)