High speed six operands 16-bits carry save adder
The purpose of the project is to implement a high-speed three levels six operands of 16-bits CSA with RCA at the end of the design. The objective of this project are design faster execution of CSA using gate logic design and implement it to the Altera UP2 board. The project is simulated and clarifie...
Saved in:
Main Author: | Awatif Hashim (Author) |
---|---|
Format: | Electronic Software Database |
Language: | English |
Subjects: | |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
16-bits high speed carry select adder
by: Nur Syuhada Muhammad Khariri -
16-bits carry look-ahead adder as a high speed adder
by: Normala Muhd. Hussain -
Comparison of Delays Between 4-Bits Ripple-Carry Adder And 4-Bits Carry Look-Ahead Adder Using Logical Effort Method/
by: Siti Nurhanani Che Yahya
Published: (2011) -
Comparisons of 2 bit mirror adder, dyanamic adder and pipelined adder using mentor graphics
by: Kamarul Azman Gesly -
Comparison of speed on 5 adder architectures
by: Norina Mohd Yusoff