Design and realization of high speed multiplier accumulator (MAC) unit for low power applications
In this final year project, the designed multiplier accumulator (MAC) unit is an eight bit MAC unit in which capable to multiply unsigned and signed number. The methodologies need to carry out this project is to use the Mentor Graphic tools to draw and design whole MAC unit.
Guardat en:
Autor principal: | Mohd Nazri Mad Rejab (Autor) |
---|---|
Format: | Electrònic Software Base de dades |
Idioma: | English |
Matèries: | |
Etiquetes: |
Afegir etiqueta
Sense etiquetes, Sigues el primer a etiquetar aquest registre!
|
Ítems similars
-
Low power multiplier accumulator (MAC) unit using multiple threshold CMOS
per: Thin, Tan Fhan -
Low power multiplier accumulator (MAC) unit using sleepy stack technique
per: Aaron Selvam Thangamany -
High speed 8-Bits X 8-Bits wallace tree multiplier
per: Tajul Hamimi Harun -
Analysis & design low power multiplier using TSMC 0.18um CMOS technology /
per: Norsaifulrudin Mat Zuki
Publicat: (2008) -
Design and analysis of floting point multiplier
per: Zariah Asari