Design and realization of high speed multiplier accumulator (MAC) unit for low power applications
In this final year project, the designed multiplier accumulator (MAC) unit is an eight bit MAC unit in which capable to multiply unsigned and signed number. The methodologies need to carry out this project is to use the Mentor Graphic tools to draw and design whole MAC unit.
Uloženo v:
Hlavní autor: | Mohd Nazri Mad Rejab (Autor) |
---|---|
Médium: | Elektronický zdroj Program Databáze |
Jazyk: | English |
Témata: | |
Tagy: |
Přidat tag
Žádné tagy, Buďte první, kdo otaguje tento záznam!
|
Podobné jednotky
-
Low power multiplier accumulator (MAC) unit using multiple threshold CMOS
Autor: Thin, Tan Fhan -
Low power multiplier accumulator (MAC) unit using sleepy stack technique
Autor: Aaron Selvam Thangamany -
High speed 8-Bits X 8-Bits wallace tree multiplier
Autor: Tajul Hamimi Harun -
Analysis & design low power multiplier using TSMC 0.18um CMOS technology /
Autor: Norsaifulrudin Mat Zuki
Vydáno: (2008) -
Design and analysis of floting point multiplier
Autor: Zariah Asari