Design and realization of high speed multiplier accumulator (MAC) unit for low power applications
In this final year project, the designed multiplier accumulator (MAC) unit is an eight bit MAC unit in which capable to multiply unsigned and signed number. The methodologies need to carry out this project is to use the Mentor Graphic tools to draw and design whole MAC unit.
Wedi'i Gadw mewn:
Prif Awdur: | Mohd Nazri Mad Rejab (Awdur) |
---|---|
Fformat: | Electronig Meddalwedd Cronfa ddata |
Iaith: | English |
Pynciau: | |
Tagiau: |
Ychwanegu Tag
Dim Tagiau, Byddwch y cyntaf i dagio'r cofnod hwn!
|
Eitemau Tebyg
-
Low power multiplier accumulator (MAC) unit using multiple threshold CMOS
gan: Thin, Tan Fhan -
Low power multiplier accumulator (MAC) unit using sleepy stack technique
gan: Aaron Selvam Thangamany -
High speed 8-Bits X 8-Bits wallace tree multiplier
gan: Tajul Hamimi Harun -
Analysis & design low power multiplier using TSMC 0.18um CMOS technology /
gan: Norsaifulrudin Mat Zuki
Cyhoeddwyd: (2008) -
Design and analysis of floting point multiplier
gan: Zariah Asari