Design and realization of high speed multiplier accumulator (MAC) unit for low power applications
In this final year project, the designed multiplier accumulator (MAC) unit is an eight bit MAC unit in which capable to multiply unsigned and signed number. The methodologies need to carry out this project is to use the Mentor Graphic tools to draw and design whole MAC unit.
Saved in:
Hovedforfatter: | Mohd Nazri Mad Rejab (Author) |
---|---|
Format: | Electronisk Software Database |
Sprog: | English |
Fag: | |
Tags: |
Tilføj Tag
Ingen Tags, Vær først til at tagge denne postø!
|
Lignende værker
-
Low power multiplier accumulator (MAC) unit using multiple threshold CMOS
af: Thin, Tan Fhan -
Low power multiplier accumulator (MAC) unit using sleepy stack technique
af: Aaron Selvam Thangamany -
High speed 8-Bits X 8-Bits wallace tree multiplier
af: Tajul Hamimi Harun -
Analysis & design low power multiplier using TSMC 0.18um CMOS technology /
af: Norsaifulrudin Mat Zuki
Udgivet: (2008) -
Design and analysis of floting point multiplier
af: Zariah Asari