Design and realization of high speed multiplier accumulator (MAC) unit for low power applications
In this final year project, the designed multiplier accumulator (MAC) unit is an eight bit MAC unit in which capable to multiply unsigned and signed number. The methodologies need to carry out this project is to use the Mentor Graphic tools to draw and design whole MAC unit.
Saved in:
Main Author: | Mohd Nazri Mad Rejab (Author) |
---|---|
Format: | Electronic Software Database |
Language: | English |
Subjects: | |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Low power multiplier accumulator (MAC) unit using multiple threshold CMOS
by: Thin, Tan Fhan -
Low power multiplier accumulator (MAC) unit using sleepy stack technique
by: Aaron Selvam Thangamany -
High speed 8-Bits X 8-Bits wallace tree multiplier
by: Tajul Hamimi Harun -
Analysis & design low power multiplier using TSMC 0.18um CMOS technology /
by: Norsaifulrudin Mat Zuki
Published: (2008) -
Design and analysis of floting point multiplier
by: Zariah Asari