Design and realization of high speed multiplier accumulator (MAC) unit for low power applications
In this final year project, the designed multiplier accumulator (MAC) unit is an eight bit MAC unit in which capable to multiply unsigned and signed number. The methodologies need to carry out this project is to use the Mentor Graphic tools to draw and design whole MAC unit.
Gorde:
Egile nagusia: | Mohd Nazri Mad Rejab (Egilea) |
---|---|
Formatua: | Baliabide elektronikoa Software Datu-basea |
Hizkuntza: | English |
Gaiak: | |
Etiketak: |
Etiketa erantsi
Etiketarik gabe, Izan zaitez lehena erregistro honi etiketa jartzen!
|
Antzeko izenburuak
-
Low power multiplier accumulator (MAC) unit using multiple threshold CMOS
nork: Thin, Tan Fhan -
Low power multiplier accumulator (MAC) unit using sleepy stack technique
nork: Aaron Selvam Thangamany -
High speed 8-Bits X 8-Bits wallace tree multiplier
nork: Tajul Hamimi Harun -
Analysis & design low power multiplier using TSMC 0.18um CMOS technology /
nork: Norsaifulrudin Mat Zuki
Argitaratua: (2008) -
Design and analysis of floting point multiplier
nork: Zariah Asari