Design and realization of high speed multiplier accumulator (MAC) unit for low power applications
In this final year project, the designed multiplier accumulator (MAC) unit is an eight bit MAC unit in which capable to multiply unsigned and signed number. The methodologies need to carry out this project is to use the Mentor Graphic tools to draw and design whole MAC unit.
Gardado en:
Autor Principal: | Mohd Nazri Mad Rejab (Author) |
---|---|
Formato: | Electrónico Software Base de Datos |
Idioma: | English |
Subjects: | |
Tags: |
Engadir etiqueta
Sen Etiquetas, Sexa o primeiro en etiquetar este rexistro!
|
Títulos similares
-
Low power multiplier accumulator (MAC) unit using multiple threshold CMOS
por: Thin, Tan Fhan -
Low power multiplier accumulator (MAC) unit using sleepy stack technique
por: Aaron Selvam Thangamany -
High speed 8-Bits X 8-Bits wallace tree multiplier
por: Tajul Hamimi Harun -
Analysis & design low power multiplier using TSMC 0.18um CMOS technology /
por: Norsaifulrudin Mat Zuki
Publicado: (2008) -
Design and analysis of floting point multiplier
por: Zariah Asari