Low power multiplier accumulator (MAC) unit using sleepy stack technique
The main objective of this final year project is to provide new low power solutions for Very Large Scale Integration (VLSI) designers. In this final year project, a novel circuit structure called "sleepy stack" is presented. The sleepy stack is a combination of two well known low-leakage t...
Enregistré dans:
| Auteur principal: | |
|---|---|
| Format: | Électronique Logiciel Base de données |
| Langue: | English |
| Sujets: | |
| Tags: |
Ajouter un tag
Pas de tags, Soyez le premier à ajouter un tag!
|
| Résumé: | The main objective of this final year project is to provide new low power solutions for Very Large Scale Integration (VLSI) designers. In this final year project, a novel circuit structure called "sleepy stack" is presented. The sleepy stack is a combination of two well known low-leakage techniques which are the forced stack technique and the sleep transistor technique. |
|---|---|
| Description: | Final Year Project |
| Description matérielle: | 1 CD-ROM 4 3/4 in. |