Low power multiplier accumulator (MAC) unit using sleepy stack technique
The main objective of this final year project is to provide new low power solutions for Very Large Scale Integration (VLSI) designers. In this final year project, a novel circuit structure called "sleepy stack" is presented. The sleepy stack is a combination of two well known low-leakage t...
Đã lưu trong:
| Tác giả chính: | |
|---|---|
| Định dạng: | Điện tử Phần mềm Cơ sở dữ liệu |
| Ngôn ngữ: | English |
| Những chủ đề: | |
| Các nhãn: |
Thêm thẻ
Không có thẻ, Là người đầu tiên thẻ bản ghi này!
|
| Tóm tắt: | The main objective of this final year project is to provide new low power solutions for Very Large Scale Integration (VLSI) designers. In this final year project, a novel circuit structure called "sleepy stack" is presented. The sleepy stack is a combination of two well known low-leakage techniques which are the forced stack technique and the sleep transistor technique. |
|---|---|
| Mô tả sách: | Final Year Project |
| Mô tả vật lý: | 1 CD-ROM 4 3/4 in. |