Low power multiplier accumulator (MAC) unit using sleepy stack technique
The main objective of this final year project is to provide new low power solutions for Very Large Scale Integration (VLSI) designers. In this final year project, a novel circuit structure called "sleepy stack" is presented. The sleepy stack is a combination of two well known low-leakage t...
محفوظ في:
المؤلف الرئيسي: | Aaron Selvam Thangamany (مؤلف) |
---|---|
التنسيق: | الكتروني برمجيات قاعدة البيانات |
اللغة: | English |
الموضوعات: | |
الوسوم: |
إضافة وسم
لا توجد وسوم, كن أول من يضع وسما على هذه التسجيلة!
|
مواد مشابهة
-
Low power multiplier accumulator (MAC) unit using multiple threshold CMOS
بواسطة: Thin, Tan Fhan -
Design and realization of high speed multiplier accumulator (MAC) unit for low power applications
بواسطة: Mohd Nazri Mad Rejab -
Design and analysis of low power ALU unit, program counter and instruction register using sleepy stack technique
بواسطة: Wan Nurul Liyana Wan Zulkefle -
Analysis & design low power multiplier using TSMC 0.18um CMOS technology /
بواسطة: Norsaifulrudin Mat Zuki
منشور في: (2008) -
Design and analysis of floting point multiplier
بواسطة: Zariah Asari