Low power multiplier accumulator (MAC) unit using sleepy stack technique
The main objective of this final year project is to provide new low power solutions for Very Large Scale Integration (VLSI) designers. In this final year project, a novel circuit structure called "sleepy stack" is presented. The sleepy stack is a combination of two well known low-leakage t...
Guardat en:
Autor principal: | Aaron Selvam Thangamany (Autor) |
---|---|
Format: | Electrònic Software Base de dades |
Idioma: | English |
Matèries: | |
Etiquetes: |
Afegir etiqueta
Sense etiquetes, Sigues el primer a etiquetar aquest registre!
|
Ítems similars
-
Low power multiplier accumulator (MAC) unit using multiple threshold CMOS
per: Thin, Tan Fhan -
Design and realization of high speed multiplier accumulator (MAC) unit for low power applications
per: Mohd Nazri Mad Rejab -
Design and analysis of low power ALU unit, program counter and instruction register using sleepy stack technique
per: Wan Nurul Liyana Wan Zulkefle -
Analysis & design low power multiplier using TSMC 0.18um CMOS technology /
per: Norsaifulrudin Mat Zuki
Publicat: (2008) -
Design and analysis of floting point multiplier
per: Zariah Asari