Low power multiplier accumulator (MAC) unit using sleepy stack technique
The main objective of this final year project is to provide new low power solutions for Very Large Scale Integration (VLSI) designers. In this final year project, a novel circuit structure called "sleepy stack" is presented. The sleepy stack is a combination of two well known low-leakage t...
Saved in:
Main Author: | Aaron Selvam Thangamany (Author) |
---|---|
Format: | Electronic Software Database |
Language: | English |
Subjects: | |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Low power multiplier accumulator (MAC) unit using multiple threshold CMOS
by: Thin, Tan Fhan -
Design and realization of high speed multiplier accumulator (MAC) unit for low power applications
by: Mohd Nazri Mad Rejab -
Design and analysis of low power ALU unit, program counter and instruction register using sleepy stack technique
by: Wan Nurul Liyana Wan Zulkefle -
Analysis & design low power multiplier using TSMC 0.18um CMOS technology /
by: Norsaifulrudin Mat Zuki
Published: (2008) -
Design and analysis of floting point multiplier
by: Zariah Asari