Low power multiplier accumulator (MAC) unit using sleepy stack technique
The main objective of this final year project is to provide new low power solutions for Very Large Scale Integration (VLSI) designers. In this final year project, a novel circuit structure called "sleepy stack" is presented. The sleepy stack is a combination of two well known low-leakage t...
Sábháilte in:
Príomhchruthaitheoir: | Aaron Selvam Thangamany (Údar) |
---|---|
Formáid: | Leictreonach Bogearraí Bunachar sonraí |
Teanga: | English |
Ábhair: | |
Clibeanna: |
Cuir clib leis
Níl clibeanna ann, Bí ar an gcéad duine le clib a chur leis an taifead seo!
|
Míreanna comhchosúla
-
Low power multiplier accumulator (MAC) unit using multiple threshold CMOS
de réir: Thin, Tan Fhan -
Design and realization of high speed multiplier accumulator (MAC) unit for low power applications
de réir: Mohd Nazri Mad Rejab -
Design and analysis of low power ALU unit, program counter and instruction register using sleepy stack technique
de réir: Wan Nurul Liyana Wan Zulkefle -
Analysis & design low power multiplier using TSMC 0.18um CMOS technology /
de réir: Norsaifulrudin Mat Zuki
Foilsithe / Cruthaithe: (2008) -
Design and analysis of floting point multiplier
de réir: Zariah Asari