Low power multiplier accumulator (MAC) unit using sleepy stack technique
The main objective of this final year project is to provide new low power solutions for Very Large Scale Integration (VLSI) designers. In this final year project, a novel circuit structure called "sleepy stack" is presented. The sleepy stack is a combination of two well known low-leakage t...
שמור ב:
מחבר ראשי: | Aaron Selvam Thangamany (Author) |
---|---|
פורמט: | אלקטרוני תכנה Database |
שפה: | English |
נושאים: | |
תגים: |
הוספת תג
אין תגיות, היה/י הראשונ/ה לתייג את הרשומה!
|
פריטים דומים
-
Low power multiplier accumulator (MAC) unit using multiple threshold CMOS
מאת: Thin, Tan Fhan -
Design and realization of high speed multiplier accumulator (MAC) unit for low power applications
מאת: Mohd Nazri Mad Rejab -
Design and analysis of low power ALU unit, program counter and instruction register using sleepy stack technique
מאת: Wan Nurul Liyana Wan Zulkefle -
Analysis & design low power multiplier using TSMC 0.18um CMOS technology /
מאת: Norsaifulrudin Mat Zuki
יצא לאור: (2008) -
Design and analysis of floting point multiplier
מאת: Zariah Asari