Low power multiplier accumulator (MAC) unit using sleepy stack technique
The main objective of this final year project is to provide new low power solutions for Very Large Scale Integration (VLSI) designers. In this final year project, a novel circuit structure called "sleepy stack" is presented. The sleepy stack is a combination of two well known low-leakage t...
Salvato in:
Autore principale: | Aaron Selvam Thangamany (Autore) |
---|---|
Natura: | Elettronico Software Database |
Lingua: | English |
Soggetti: | |
Tags: |
Aggiungi Tag
Nessun Tag, puoi essere il primo ad aggiungerne! !
|
Documenti analoghi
-
Low power multiplier accumulator (MAC) unit using multiple threshold CMOS
di: Thin, Tan Fhan -
Design and realization of high speed multiplier accumulator (MAC) unit for low power applications
di: Mohd Nazri Mad Rejab -
Design and analysis of low power ALU unit, program counter and instruction register using sleepy stack technique
di: Wan Nurul Liyana Wan Zulkefle -
Analysis & design low power multiplier using TSMC 0.18um CMOS technology /
di: Norsaifulrudin Mat Zuki
Pubblicazione: (2008) -
Design and analysis of floting point multiplier
di: Zariah Asari