Low power multiplier accumulator (MAC) unit using sleepy stack technique
The main objective of this final year project is to provide new low power solutions for Very Large Scale Integration (VLSI) designers. In this final year project, a novel circuit structure called "sleepy stack" is presented. The sleepy stack is a combination of two well known low-leakage t...
Wedi'i Gadw mewn:
Prif Awdur: | Aaron Selvam Thangamany (Awdur) |
---|---|
Fformat: | Electronig Meddalwedd Cronfa ddata |
Iaith: | English |
Pynciau: | |
Tagiau: |
Ychwanegu Tag
Dim Tagiau, Byddwch y cyntaf i dagio'r cofnod hwn!
|
Eitemau Tebyg
-
Low power multiplier accumulator (MAC) unit using multiple threshold CMOS
gan: Thin, Tan Fhan -
Design and realization of high speed multiplier accumulator (MAC) unit for low power applications
gan: Mohd Nazri Mad Rejab -
Design and analysis of low power ALU unit, program counter and instruction register using sleepy stack technique
gan: Wan Nurul Liyana Wan Zulkefle -
Analysis & design low power multiplier using TSMC 0.18um CMOS technology /
gan: Norsaifulrudin Mat Zuki
Cyhoeddwyd: (2008) -
Design and analysis of floting point multiplier
gan: Zariah Asari