Low power multiplier accumulator (MAC) unit using sleepy stack technique
The main objective of this final year project is to provide new low power solutions for Very Large Scale Integration (VLSI) designers. In this final year project, a novel circuit structure called "sleepy stack" is presented. The sleepy stack is a combination of two well known low-leakage t...
Gardado en:
Autor Principal: | Aaron Selvam Thangamany (Author) |
---|---|
Formato: | Electrónico Software Base de Datos |
Idioma: | English |
Subjects: | |
Tags: |
Engadir etiqueta
Sen Etiquetas, Sexa o primeiro en etiquetar este rexistro!
|
Títulos similares
-
Low power multiplier accumulator (MAC) unit using multiple threshold CMOS
por: Thin, Tan Fhan -
Design and realization of high speed multiplier accumulator (MAC) unit for low power applications
por: Mohd Nazri Mad Rejab -
Design and analysis of low power ALU unit, program counter and instruction register using sleepy stack technique
por: Wan Nurul Liyana Wan Zulkefle -
Analysis & design low power multiplier using TSMC 0.18um CMOS technology /
por: Norsaifulrudin Mat Zuki
Publicado: (2008) -
Design and analysis of floting point multiplier
por: Zariah Asari