Lee, M. T. -. C. (1997). High-level test synthesis of digital VLSI circuits. Artech House.
Čikaški stil citiranja (17. izdanje)Lee, Mike Tien - Chien. High-level Test Synthesis of Digital VLSI Circuits. Boston: Artech House, 1997.
MLA način citiranja (8. izdanje)Lee, Mike Tien - Chien. High-level Test Synthesis of Digital VLSI Circuits. Artech House, 1997.
Upozorenje: Ovi citati možda nisu uvijek 100% točni.