Seol mar théacs é seo: High-level test synthesis of digital VLSI circuits /