Logical Effort of CMOS 4-2 Compressors for Arithmetic Circuits/
The method of Logical Effort on CMOS circuit design for speed, it is implied on a few types topologies of the 4-2 compressor. The delay is calculated with Logical Effort concept, choosing the critical path of each circuit, obtain the stage effort, delay and the transistor size for each 4-2 compresso...
Saved in:
| 主要作者: | |
|---|---|
| 格式: | Thesis 軟件 電子書 |
| 語言: | English |
| 出版: |
Perlis, Malaysia
School of Microelectronic Engineering, University Malaysia Perlis
2011.
|
| 主題: | |
| 標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
System Under Maintenance
Our Library Management System is currently under maintenance.
Holdings and item availability information is currently unavailable. Please accept our apologies for any inconvenience this may cause and contact us for further assistance: