Logical Effort of CMOS 4-2 Compressors for Arithmetic Circuits/
The method of Logical Effort on CMOS circuit design for speed, it is implied on a few types topologies of the 4-2 compressor. The delay is calculated with Logical Effort concept, choosing the critical path of each circuit, obtain the stage effort, delay and the transistor size for each 4-2 compresso...
Bewaard in:
Hoofdauteur: | Wong, Liang Yuan (Auteur) |
---|---|
Formaat: | Thesis Software E-boek |
Taal: | English |
Gepubliceerd in: |
Perlis, Malaysia
School of Microelectronic Engineering, University Malaysia Perlis
2011.
|
Onderwerpen: | |
Tags: |
Voeg label toe
Geen labels, Wees de eerste die dit record labelt!
|
Gelijkaardige items
Study of semi-recessed LOCOS for quasi-nanoscale CMOS devise isolation
door: Mohamad Idzham Abd Sani
door: Mohamad Idzham Abd Sani
Gelijkaardige items
-
Comparison of Delays Between 4-Bits Ripple-Carry Adder And 4-Bits Carry Look-Ahead Adder Using Logical Effort Method/
door: Siti Nurhanani Che Yahya
Gepubliceerd in: (2011) -
CMOS Inverter-Circuit Characterization and Performance Estimation/
door: Chew, Chee Ting
Gepubliceerd in: (2013) -
Stable 2 stage CMOS amplifier
door: Ahmad Zainodiar Khalidi -
Electrical characterization of 0.13℗æm CMOS transistor using TSUPREM-4 and MEDICI
door: Rusnita Rafee -
Electrical characterization of 0.15um CMOS transistor using tsuprem-4 and medici
door: Low, Pooi Lam