Universal asynchronous receiver/transmitter (UART) design quartus II environment /
Uloženo v:
| Hlavní autor: | |
|---|---|
| Korporativní autor: | |
| Médium: | Diplomová práce Kniha |
| Jazyk: | English |
| Vydáno: |
Batu Pahat :
Kolej Universiti Teknologi Tun Hussein Onn,
2006.
|
| Témata: | |
| Tagy: |
Přidat tag
Žádné tagy, Buďte první, kdo otaguje tento záznam!
|
| LEADER | 01338cam a2200325 i 4500 | ||
|---|---|---|---|
| 001 | u70871 | ||
| 003 | SIRSI | ||
| 005 | 20210114115921.0 | ||
| 008 | 110131 eng | ||
| 050 | |a TK7885.7 |b .N47 2006 ra | ||
| 100 | 1 | |a Ng, Sye Sye. , |e author |9 179326 | |
| 245 | 1 | 0 | |a Universal asynchronous receiver/transmitter (UART) design quartus II environment / |c Ng Sye Sye. |
| 264 | 1 | |a Batu Pahat : |b Kolej Universiti Teknologi Tun Hussein Onn, |c 2006. | |
| 300 | |a xvi, 85 pages : |b illustrations ; |c 30 cm. | ||
| 336 | |a text |b txt |2 rdacontent | ||
| 337 | |a unmediated |b n |2 rdamedia | ||
| 338 | |a volume |b nc |2 rdacarrier | ||
| 502 | |a Thesis | ||
| 596 | |a 1 | ||
| 650 | 0 | |a VHDL (Computer hardware description language). |9 2069 | |
| 650 | 0 | |a Electronic circuit design |x Data processing. |9 186 | |
| 710 | 2 | |a Kolej Universiti Teknologi Tun Hussein Onn. |b Fakulti Kejuruteraan Elektrik dan Elektronik. |9 4399 | |
| 790 | |a Fakulti Kejuruteraan Elektrik dan Elektronik, Kolej Universiti Teknologi Tun Hussein Onn | ||
| 791 | |a B. Eng | ||
| 792 | |a 2005 | ||
| 942 | |c THESIS_SC | ||
| 997 | |a 03335 | ||
| 998 | |a 1 |b Shafrizan Shafferi | ||
| 999 | |c 129190 |d 129190 | ||
| 952 | |0 0 |1 0 |2 LCC |4 0 |6 TK78857 N47 02006 RA |7 0 |9 232570 |a UTHM_LIB |b UTHM_LIB |c SPECIALCOL |d 2011-04-15 |l 0 |o TK7885.7 .N47 2006 ra |p 1000180610 |r 2020-12-05 |t 1 |w 2020-12-05 |y THESIS_SC | ||