Implementation of 8x8 bit shift-and-add multiplier using Altera NIOS development board, APEX edition /
Saved in:
| Hovedforfatter: | |
|---|---|
| Institution som forfatter: | |
| Format: | Thesis Bog |
| Sprog: | English |
| Udgivet: |
Batu Pahat :
Kolej Universiti Teknologi Tun Hussein Onn,
2006.
|
| Fag: | |
| Tags: |
Tilføj Tag
Ingen Tags, Vær først til at tagge denne postø!
|
| LEADER | 01453cam a2200337 i 4500 | ||
|---|---|---|---|
| 001 | u72107 | ||
| 003 | SIRSI | ||
| 005 | 20210114120034.0 | ||
| 008 | 110131 eng | ||
| 050 | |a TK7885.7 |b .A87 2006 ra | ||
| 100 | 0 | |a Asrul Nazif Kamaludin. , |e author |9 180903 | |
| 245 | 1 | 0 | |a Implementation of 8x8 bit shift-and-add multiplier using Altera NIOS development board, APEX edition / |c Asrul Nazif Kamaludin. |
| 264 | 1 | |a Batu Pahat : |b Kolej Universiti Teknologi Tun Hussein Onn, |c 2006. | |
| 300 | |a xviii, 53 pages : |b illustrations ; |c 30 cm. | ||
| 336 | |a text |b txt |2 rdacontent | ||
| 337 | |a unmediated |b n |2 rdamedia | ||
| 338 | |a volume |b nc |2 rdacarrier | ||
| 502 | |a Thesis | ||
| 596 | |a 1 | ||
| 650 | 0 | |a Verilog (Computer hardware description language). |9 244 | |
| 650 | 0 | |a Microprocessor. |9 3395 | |
| 650 | 0 | |a Electronic digital computers |x Design and construction |x Data processing. |9 17591 | |
| 710 | 2 | |a Kolej Universiti Teknologi Tun Hussein Onn. |b Fakulti Kejuruteraan Elektrik dan Elektronik. |9 4399 | |
| 790 | |a Fakulti Kejuruteraan Elektrik dan Elektronik, Kolej Universiti Teknologi Tun Hussein Onn | ||
| 791 | |a B. Eng. | ||
| 792 | |a 2006 | ||
| 942 | |c THESIS_SC | ||
| 997 | |a 03601 | ||
| 998 | |a 1 |b Shafrizan Shafferi | ||
| 999 | |c 130559 |d 130559 | ||
| 952 | |0 0 |1 0 |2 LCC |4 0 |6 TK78857 A87 02006 RA |7 0 |9 234676 |a UTHM_LIB |b UTHM_LIB |c SPECIALCOL |d 2011-04-15 |l 0 |o TK7885.7 .A87 2006 ra |p 1000181999 |r 2020-12-05 |t 1 |w 2020-12-05 |y THESIS_SC | ||