Text this: Designing a transceiver macrocell interface (TMI) using VHDL /