Low-power variation-tolerant design in nanometer silicon

Saved in:
Bibliographic Details
Other Authors: Mukhopadhyay, Saibal, Bhunia, Swarup
Format: Book
Published: New York, NY Springer 2011
Subjects:
Tags: Add Tag
No Tags, Be the first to tag this record!
LEADER 00854pam a2200217 4500
001 0000071656
008 111130s2011 nyu eng
010 |a 2010938792 
020 |a 9781441974174 
090 0 0 |a TK7874.66  |b .L70 2011 
245 1 0 |a Low-power variation-tolerant design in nanometer silicon  |c  /Swarup Bhunia, Saibal Mukhopadhyay, editors 
260 |a New York, NY  |b Springer  |c 2011 
300 |a xv, 440 p.  |b ill.  |c 24 cm 
650 0 |a Low voltage integrated circuits  |x Design and construction  |9 11351 
650 0 |a Low voltage integrated circuits  |9 12167 
700 1 |a Mukhopadhyay, Saibal  |9 91857 
700 1 |a Bhunia, Swarup  |9 91858 
998 0 0 |a aa/301111 
999 |c 71356  |d 71356 
997 |a FKEK 
952 |0 0  |1 0  |2 lcc  |4 0  |7 0  |9 97242  |a PLHKI  |b PLHKI  |c Open Shelf  |d 2019-02-26  |e SFAI  |g 431.58  |l 0  |o TK7874 66 L70 2011  |p 0000086986  |r 2011-12-09  |s 2011-12-09  |w 2019-02-26  |y BOK - OS