Study and design the current mirror using bulk-driven technique for low voltage analog

Study and design the current mirror using bulk-driven technique for low voltage analog

This final year project is to study a current mirror using bulk-driven technique for low voltage analog base on the second order effect of the MOS transistor structure.

保存先:

書誌詳細
第一著者:	Mohd Faidzul Bukhari Mohd Kanafiah (著者)
フォーマット:	電子媒体ソフトウェアデータベース
言語:	English
主題:	Microelectronics.
タグ:	タグ追加タグなし, このレコードへの初めてのタグを付けませんか!

類似資料

Design a current mirror using body driven technique
著者:: Siti Zawana Abdul Rani

ABL Security Sdn. Bhd
著者:: Mohd Faidzul Bukhari Mohd Kanafiah

Designing and characterizing a low-power low-voltage CMOS operational transconductance amplifier (OTA) using mentor graphics
著者:: Akom, Jaynold

Comparisons of 2 bit mirror adder, dyanamic adder and pipelined adder using mentor graphics
著者:: Kamarul Azman Gesly

Low power multiplier accumulator (MAC) unit using sleepy stack technique
著者:: Aaron Selvam Thangamany

Study on diffusivity of gallium dopant in silicon using spin on dopant (SOD) technique
著者:: Mohd Rosydi Zakaria

Simulation dan design of 8-BIT successive approximation analog-To-Digital converter/
著者:: Mohd Farid Kamil Fadzil
出版事項: (2011)

Analysis the role of supply voltage and load capacitor in small-signal mosfet amplifiers
著者:: Mohd Iskandar Jalaludin

Design and analysis of low power ALU unit, program counter and instruction register using sleepy stack technique
著者:: Wan Nurul Liyana Wan Zulkefle

Study of acceleratin voltage influence the conical structure during electron beam induced depasition (EBID)
著者:: Muhammad Afif Abdul Rahman

Design a Wideband low-noise amplifier for wireless communication using 0.35-¡Łm CMOS technology
著者:: Mohd Hafiz Abu

Development of low cost eeg device
著者:: Mohammad Hakimi Bin Johari
出版事項: (2015)

Design and realization of high speed multiplier accumulator (MAC) unit for low power applications
著者:: Mohd Nazri Mad Rejab

Design of voltage control oscillator (VCO) in 0.18u CMOS
著者:: Amier Hafizun Ab. Rashid

Low power multiplier accumulator (MAC) unit using multiple threshold CMOS
著者:: Thin, Tan Fhan

A Study of Proper Integrated Circuit (IC) Layout Techniques for a Parallel Adder/
著者:: Kau, Zee Shuang
出版事項: (2011)

Study and design infrared beacon for the blind
著者:: Mohd Fadzlie Rasit

Low cost radio controlled (RC) car with speed controller
著者:: Wan Adzli Wan Ahmad

Ultra low power 8-bit microcontroller using super cut-off CMOS (SCCMOS)
著者:: Chuan, Sa Nuth Nai

Analysis & design low power multiplier using TSMC 0.18um CMOS technology /
著者:: Norsaifulrudin Mat Zuki
出版事項: (2008)

Low-power HF microelectronics : a unified approach /
出版事項: (1996)

Low-power HF microelectronics : a unified approach /
出版事項: (1996)

Study of the temperature effect on thickness and surface roughness of Si02
著者:: Mohd Azdi Asis

The influence on the accelerating voltages on the growth of the square structure during electron beam induced deposition (EBID) method
著者:: Muhammad Afiq Abdul Aziz

Study the effect of environmental noise on infrared Tx-Rx circuit signals
著者:: Mohd Zaihan Ibrahim

Theoretical study, simulation & fabrication on dry oxidation in terms of Si02 layer thinckness, resistivity & surface roughness
著者:: Mohd Adam Alias

Application specific analog products : databook.
出版事項: (1995)

Low cost flip chip technologies : for DCA WLCSP, and PBGA assemblies /
著者:: Lau, John H.
出版事項: (2000)

Coherent effect on LOCOS and STI technique for 0.18℗æm CMOS technology using taurus workbench
著者:: Wan Shafie Wan Sulaiman

Study of the thickness of the silicon dioxide on wafer using dry and wet oxidation method
著者:: Mohamad Fadzli Ali

Simulation for forming shallow trench isolation in the Ic using TCAD tools
著者:: Mohd Faiz Mohd Fauzan

A study on surface roughness and morphology of Gallium Oxide Doped Ba0.5 Sr0.5 Ti03 thin film
著者:: Fadrul Hisham Mohd Fauzi

The effect of process parameters on metal step coverage for aluminum (AI) by evaporation technique
著者:: Noraishah Azman

Study and improvement of UniMAP shower room
著者:: Lau, Iyu Pin

Study of aspect ratio performance on silicon oxide etching using profiler meter, AFM and SEM
著者:: Nur Syuhada Md. Desa

Fabrication and simulation of pnp bipolar transistor basedvon spin on dopant technique and electrical characterrization
著者:: Nursyida Azuddin

Study the basic infrared tx-rx circuit design for robot
著者:: Nik Ahmad Faiz Abdul Jamel

The study of the effect of MOS transistor scaling on the critical device parameters
著者:: Zazurina Abd Rahman

Study the effect of bird's beak on fully recessed locos and poly buffered locos using 2 different pad oxide
著者:: Hafizal Hafiz Sarjoni

Study of semi-recessed LOCOS for quasi-nanoscale CMOS devise isolation
著者:: Mohamad Idzham Abd Sani