Design and analysis of floting point multiplier
This final year project is about to design a 32-bits floating-point Multiplier, calculate the speed, delay, power delay product and area (in layout's size) for design, and to perform analysis on the experimental results in terms of the total power consumption, speed, delay, power delay product...
محفوظ في:
| المؤلف الرئيسي: | |
|---|---|
| التنسيق: | الكتروني برمجيات قاعدة البيانات |
| اللغة: | English |
| الموضوعات: | |
| الوسوم: |
إضافة وسم
لا توجد وسوم, كن أول من يضع وسما على هذه التسجيلة!
|
| الملخص: | This final year project is about to design a 32-bits floating-point Multiplier, calculate the speed, delay, power delay product and area (in layout's size) for design, and to perform analysis on the experimental results in terms of the total power consumption, speed, delay, power delay product and area. |
|---|---|
| وصف المادة: | Final Year Project |
| وصف مادي: | 1 CD-ROM 4 3/4 in. |