Design and analysis of floting point multiplier
This final year project is about to design a 32-bits floating-point Multiplier, calculate the speed, delay, power delay product and area (in layout's size) for design, and to perform analysis on the experimental results in terms of the total power consumption, speed, delay, power delay product...
Sábháilte in:
| Príomhchruthaitheoir: | |
|---|---|
| Formáid: | Leictreonach Bogearraí Bunachar sonraí |
| Teanga: | English |
| Ábhair: | |
| Clibeanna: |
Cuir clib leis
Níl clibeanna ann, Bí ar an gcéad duine le clib a chur leis an taifead seo!
|
| Achoimre: | This final year project is about to design a 32-bits floating-point Multiplier, calculate the speed, delay, power delay product and area (in layout's size) for design, and to perform analysis on the experimental results in terms of the total power consumption, speed, delay, power delay product and area. |
|---|---|
| Cur síos ar an mír: | Final Year Project |
| Cur síos fisiciúil: | 1 CD-ROM 4 3/4 in. |