Design and analysis of floting point multiplier
This final year project is about to design a 32-bits floating-point Multiplier, calculate the speed, delay, power delay product and area (in layout's size) for design, and to perform analysis on the experimental results in terms of the total power consumption, speed, delay, power delay product...
Збережено в:
| Автор: | |
|---|---|
| Формат: | Електронний ресурс Програмне забезпечення База даних |
| Мова: | English |
| Предмети: | |
| Теги: |
Додати тег
Немає тегів, Будьте першим, хто поставить тег для цього запису!
|
| Резюме: | This final year project is about to design a 32-bits floating-point Multiplier, calculate the speed, delay, power delay product and area (in layout's size) for design, and to perform analysis on the experimental results in terms of the total power consumption, speed, delay, power delay product and area. |
|---|---|
| Опис примірника: | Final Year Project |
| Фізичний опис: | 1 CD-ROM 4 3/4 in. |