Design and analysis of floting point multiplier
This final year project is about to design a 32-bits floating-point Multiplier, calculate the speed, delay, power delay product and area (in layout's size) for design, and to perform analysis on the experimental results in terms of the total power consumption, speed, delay, power delay product...
Wedi'i Gadw mewn:
Prif Awdur: | Zariah Asari (Awdur) |
---|---|
Fformat: | Electronig Meddalwedd Cronfa ddata |
Iaith: | English |
Pynciau: | |
Tagiau: |
Ychwanegu Tag
Dim Tagiau, Byddwch y cyntaf i dagio'r cofnod hwn!
|
Eitemau Tebyg
-
Design and analysis of floating point divider
gan: Siti Aminah Hussen -
Analysis & design low power multiplier using TSMC 0.18um CMOS technology /
gan: Norsaifulrudin Mat Zuki
Cyhoeddwyd: (2008) -
Design and realization of high speed multiplier accumulator (MAC) unit for low power applications
gan: Mohd Nazri Mad Rejab -
High speed 8-Bits X 8-Bits wallace tree multiplier
gan: Tajul Hamimi Harun -
8-bits X 8-bits modified booth 1's complement multiplier
gan: Norafiza Salehan