Design and analysis of floting point multiplier
This final year project is about to design a 32-bits floating-point Multiplier, calculate the speed, delay, power delay product and area (in layout's size) for design, and to perform analysis on the experimental results in terms of the total power consumption, speed, delay, power delay product...
Сохранить в:
Главный автор: | Zariah Asari (Автор) |
---|---|
Формат: | Электронный ресурс Программное обеспечение База данных |
Язык: | English |
Предметы: | |
Метки: |
Добавить метку
Нет меток, Требуется 1-ая метка записи!
|
Схожие документы
-
Design and analysis of floating point divider
по: Siti Aminah Hussen -
Analysis & design low power multiplier using TSMC 0.18um CMOS technology /
по: Norsaifulrudin Mat Zuki
Опубликовано: (2008) -
Design and realization of high speed multiplier accumulator (MAC) unit for low power applications
по: Mohd Nazri Mad Rejab -
High speed 8-Bits X 8-Bits wallace tree multiplier
по: Tajul Hamimi Harun -
8-bits X 8-bits modified booth 1's complement multiplier
по: Norafiza Salehan