High speed six operands 16-bits carry save adder
The purpose of the project is to implement a high-speed three levels six operands of 16-bits CSA with RCA at the end of the design. The objective of this project are design faster execution of CSA using gate logic design and implement it to the Altera UP2 board. The project is simulated and clarifie...
Saved in:
| 主要作者: | |
|---|---|
| 格式: | 電子 軟件 Database |
| 語言: | English |
| 主題: | |
| 標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
System Under Maintenance
Our Library Management System is currently under maintenance.
Holdings and item availability information is currently unavailable. Please accept our apologies for any inconvenience this may cause and contact us for further assistance: